A low power Ku phase locked oscillator in low cost 130 nm CMOS technology
نویسندگان
چکیده
This paper reports on a Ku low-power integer-N phase locked oscillator designed to investigate the potentialities of a low-cost 130 nm CMOS technology for video broadcasting and radiometry applications. The design and the characterization of the prototype are described and the main performances are reported and compared to literature. The PLO generates an output tone in the 14.2GHz to 15.1GHz frequency range. The phase noise is −68.9 dBc/Hz for an offset frequency of 100 kHz from a 15GHz carrier, and can be enhanced of about 20 dB. The circuit core sinks 23.7mA from 1.2V supply.
منابع مشابه
A Low-Power 24-GHz Frequency Synthesizer for Automotive Radar Application
We proposed a 24-GHz frequency synthesizer (FS) for automotive radar application, which consists of a phaselocked loop (PLL) and an injection-locked frequency multiplier (ILFM). Based on a novel topology, the multiply-by2 ILFM consists of a double-balanced mixer and an injectionlocked oscillator (ILO). The PLL is designed with a 12-GHz voltage-controlled oscillator (VCO) and an injection-locked...
متن کاملA Rea Efficient 3 . 3 Gh Z P Hase Locked Loop with Four Multiple Output Using 45 Nm Vlsi T Echnology
This paper present area efficient layout designs for 3.3GigaHertz (GHz) Phase Locked loop (PLL) with four multiple output. Effort has been taken to design Low Power Phase locked loop with multiple output, using VLSI technology. VLSI Technology includes process design, trends, chip fabrication, real circuit parameters, circuit design, electrical characteristics, configuration building blocks, sw...
متن کامل[RS7-4] A 1.8Gb/s/ch 10mW/ch -23dB Crosstalk Eight-Channel Transimpedance Amplifier Array for LADAR Systems
An ultra-low voltage phase-locked loop (PLL) is demonstrated in standard 130-nm CMOS technology. The PLL employs a novel low-voltage charge-pump circuit which compensates current and leakage mismatches that result in suppressed reference spurs. Its voltage-controlled oscillator is realized with supply-regulated active-loop filter. Our PLL occupies 0.014 mm and consumes 88 μW at 0.4-V supply for...
متن کاملA Low-Power Digitally Controlled Oscillator for All Digital Phase-Locked Loops
A low-power and low-jitter 12-bit CMOS digitally controlled oscillator (DCO) design is presented. The Low-Power CMOS DCO is designed based on the ring oscillator implemented with Schmitt trigger inverters. The proposed DCO circuit uses control codes of thermometer type to reduce jitters. Performance of the DCO is verified through a novel All Digital Phase-Locked Loop (ADPLL) designed with a uni...
متن کاملDesign Technique of Phase-Locked Loop Frequency Synthesizer in CMOS Technology: A Review
This paper deals with different approaches to design Phase Locked Loop (PLL) frequency synthesizer. PLL system responds to both frequency and phase of the input signals, automatically raising or lowering the frequency of controlled oscillator until it is matched to the reference in both frequency and phase. The performance of PLL frequency synthesizer is improved by using different Voltage cont...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- Microelectronics Journal
دوره 45 شماره
صفحات -
تاریخ انتشار 2014